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Abstract—We propose a localized protection scheme based on
modal analysis in multi-terminal modular multilevel converter
(MMC) based high voltage DC (HVDC) systems. The paper
addresses the issues of localized protection scheme based DC
fault identification, such as differentiating between external and
internal faults, classification of type of fault contingency i.e.,
pole to pole (PTP) or pole to ground (PTG) for high impedance
faults (HIFs) in the system. The scheme works on equivalent
network of multi-terminal MMC-HVDC system for a DC fault,
using phase-modal transformation to analyse line-mode and
zero-mode voltage across the current limiting reactor (CLR)
for different possible contingencies in the presence of fault
resistance. The protection scheme is validated to be reliable
for HIFs and in the presence of White Gaussian Noise (WGN) in
measurement. The scheme operation is validated to be intact for
varying fault location, fault resistances and system transients.
Index Terms—MMC-HVDC, localized protection, fault identi-
fication, DC fault.
I. INTRODUCTION
THE idea of better scalability and very low harmonicshas made modular multilevel converter (MMC) tech-
nology effectively applicable for HVDC systems with the
objective of transmitting large offshore wind energy over
long distances [1]-[3]. Multi-terminal MMC-HVDC config-
uration ensuring system reliability with continuous opera-
tion of power transfer even under DC faults has resulted
in practical offshore wind projects like the four-terminal
±500 kV/3000 MW HVDC project in Zhangbei, China [3].
However, in case of a multi-terminal configuration, since
there are numerous MMC terminals finding different paths
(with different impedances) to contribute to the fault cur-
rent, the fault current is relatively higher compared to the
conventional point to point HVDC system [4], with only
two terminal contribution. In order to mitigate the damage
to the power electronic switches of MMC converter due
to the fault current, direct current circuit breakers (DCCB)
are used to isolate the faulty part of the network in time
ensuring continuous power transfer in the multi-terminal
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MMC-HVDC system [5]. Therefore, a rapid and reliable
fault identification scheme for DC faults is an indispensable
requirement for such configurations.
Considering the fault identification schemes for multi-
terminal MMC-HVDC system in the literature, travelling
wave (TW) based localized methods are effective and hence,
popular. The authors in [6] employ rate of change of local
current, synonym of ROCOC. The authors in [7] take the
ROCOV of the fault limiting reactor to identify the fault
upon inception. However, high impedance faults (HIFs)
and the presence of white gaussian noise (WGN) jeopar-
dize the reliability of the schemes in [6]-[7]. The rate of
change of ROCOV of the current limiting reactor (CLR)
has been taken as the decisive parameter by authors in
[8] working on the problem of maloperation due to WGN.
However, the decision on minimum time window required
for noise immunisation is a tricky affair for complex systems
with multiple converters [9]. The authors in [10] take the
transient energy ratio of DC Filter Link as the decisive
parameter for fault identification whereas the authors in
[11] employ the CLR Power. The authors in [12] propose
a scheme integrating rate of transient voltages and com-
munication based backup protection. The schemes in [10]-
[12] work effectively for HIFs. However, the performance of
such schemes is sensitive to fault type and fault resistance,
also the impact of noise [14] has also not been discussed
in [10]-[12]. In addition, as pointed in [14], accurately
distinguishing between external and internal faults is a
problem unresolved with schemes proposed in [6]-[12].
Working on the aspect of selectivity for external and internal
faults, the authors in [13] use frequency domain based
ratio of transient voltages to distinguish between external
and internal faults in the system. However, the scheme has
weakness to WGN [14]. The authors in [14] employ phase-
modal transformation to propose an elaborate analysis
working on effect of WGN and distinguishing between
external and internal faults. The scheme proposed in [14]
gives a good theoretical foundation to classify the faults
based on line-mode and zero-mode voltage across the
current limiting reactor. However, the scheme does not
consider fault resistance, R f in the analysis anywhere,
realising the equivalent networks for bolted faults only. Also,
the line resistance and the arm resistance are neglected in
the analysis. In order to distinguish between an external
forward fault and an internal fault, the authors in [14]
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2consider the magnitude of line-mode voltage where external
forward fault has lesser line-mode voltage magnitude than
an internal fault. The analysis holds true for a bolted fault.
However, HIFs may have severe effects on the selectivity
of the scheme while distinguishing between an external
forward and an internal fault.
The scope of this paper is to offer an imperative im-
provement to the fault identification scheme proposed
in literature in terms of selectivity while distinguishing
between external and internal faults, including the effect
of fault resistance, line resistance and arm resistance in the
analysis. The proposed work use phase-modal transforma-
tion to analyse the equivalent network classifying different
faults based on the line-mode and zero-mode voltage. The
proposed scheme is reliable for HIFs and in the presence
of WGN in measurement. The scheme is also selective for
external faults.
The rest of the paper is organized as follows. Section II
gives the test system configuration elaborating the MMC
equivalent model and the overhead line (OHL) equivalent
model. Section III gives the fault analysis for different fault
contingency in the system based on line-mode and zero-
mode voltage. Section IV presents the proposed fault iden-
tification algorithm. Section V gives the validation of the
scheme, presenting the results for the protection algorithm.
Finally, section VI concludes the paper.
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Fig. 1: Four-terminal MMC-HVDC test system
II. TEST SYSTEM CONFIGURATION
A four-terminal half-bridge MMC-HVDC configuration is
taken into consideration as the test system [17] to validate
the proposed fault identification scheme [refer to Fig. 1].
Current limiting reactors (LC LR ) are employed to mitigate
the rate of rise of current in case of a fault contingency
in the system [18]. Fault F1 shows a fault in line 1 at a
specific location whereas fault F2 shows a forward external
fault and F3 shows a backward external fault in the system.
A symmetrical monopole configuration with frequency-
dependent transmission model (FDTL) for overhead lines
(OHL) is considered for the system [14].
A. Half-bridge MMC simplified equivalent model
The half-bridge MMC-HVDC configuration is represented
with its simplified equivalent model [19] as shown in Fig.
2. The parameters in the simplified model are defined as,
RM MC =2/3R, LM MC =2/3L, CM MC =6C/N. Here R is the arm
resistance, L is the arm inductance, C is the sub-module
(SM) capacitance and N gives the number of SMs per arm.
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Fig. 2: Simplified equivalent model of half-bridge MMC system
B. OHL equivalent model
The grounding capacitance for OHL is within 10−2 µF/km
[20] while the equivalent DC capacitor of MMC is around
103-104 µF [21]. Hence, the fault contribution from the
grounding capacitance of OHL can be ignored [22]. There-
fore, OHL transmission is simplified to R-L equivalent
model as shown in Fig. 3 where Lmn , Rmn and Mmn are
self-inductance, resistance and mutual inductance of OHL
mn. The decoupling of dependency of poles of transmission
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Fig. 3: R-L equivalent model of OHL undergoing Phase-modal
Transformation to give line-mode and zero-mode configurations
lines under pole to ground (PTG) faults is incorporated
using phase-modal transformation [14] as shown in Fig.
3. xl and x0 are defined as the line-mode and zero-mode
variables whereas xp and xn are the positive-pole and
negative-pole variables. Fig. 3 shows the line-mode and the
zero-mode of R-L equivalent model of OHL obtained using
the phase-modal transformation. Lmn_l and Lmn_0 in Fig. 3
are defined as: {
Lmn_l = Lmn −Mmn
Lmn_0 = Lmn +Mmn
(1a)
(1b)
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Fig. 4: Equivalent network of MMC-HVDC system for a PTP fault contingency
C. Equivalent network during a fault contingency
Fig. 4 shows the equivalent network of the MMC-HVDC
system during a pole to pole (PTP) fault, F1 (see Fig. 1).
The fault location, d is the percentage of unit length for
the PTP fault with fault resistance R f . The simplified form
of equivalent network is shown in Fig. 5 where C14 and C23
are the equivalent DC link terminal capacitances for line
14 and 23. Using the phase-modal transformation gives the
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Fig. 5: Simplified equivalent network of MMC-HVDC system for
a PTP fault contingency
equivalent line-mode and zero-mode network for the fault,
F1. The related networks are shown in Fig. 6.
III. FAULT ANALYSIS FOR DIFFERENT FAULT CONTINGENCIES
A. Internal pole to ground (PTG) fault contingency
For an internal positive-pole to ground (P-PTG) fault
contingency shown as F1 in Fig. 1, V f _p =I f _p R f and I f _n=0.
Using the phase-modal transformation, the conditions are
transformed to the form:{
V f _l +V f _0 = 2I f _l R f
I f _l = I f _0
(2a)
(2b)
Considering equation 2, the combined equivalent mode
network for an internal P-PTG is shown in Fig. 7. The idea
is to derive the voltage (VL120 and VL121) across the current
limiting reactor (LC LR ) for both mode networks.
VL120 = sLC LR12Vdc
Z1+Z2||
[
(Z3||Z4)+2R f
] × Z2||
[
(Z3||Z4)+2R f
]
Z3
+ sLC LR12Vdc
Z2+Z1||
[
(Z3||Z4)+2R f
] × Z1||
[
(Z3||Z4)+2R f
]
Z3
VL121 = − sLC LR12Vdc
Z2+Z1||
[
(Z3||Z4)+2R f
] × Z1||
[
(Z3||Z4)+2R f
]
Z1
+ sLC LR12Vdc
Z1+Z2||
[
(Z3||Z4)+2R f
]
(3a)
(3b)
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(a) Line-mode equivalent network
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(b) Zero-mode equivalent network
Fig. 6: Equivalent transformed network of MMC-HVDC system
for a PTP fault contingency, F1
where Vdc is the DC link voltage of MMC-HVDC system.
It has been assumed that each MMC is controlled at the
same voltage in the system. The impedances, Z1-Z4 are
mathematically defined as:

Z1 =
[
2sLC LR14||
(
sLM MC 1 +RM MC 1
)]
+2s
(
LC LR12 +dL12_l
)
+2dR12
Z2 =
[
2sLC LR23||
(
sLM MC 2 +RM MC 2
)]
+2s
(
LC LR21 + (1−d)L12_l
)
+2(1−d)R12
Z3 =
[
2sLC LR14||
(
sLM MC 1 +RM MC 1
)]
+2s
(
LC LR12 +dL12_0
)
+2dR12
Z4 =
[
2sLC LR23||
(
sLM MC 2 +RM MC 2
)]
+2s
(
LC LR21 + (1−d)L12_0
)
+2(1−d)R12
(4a)
(4b)
(4c)
(4d)
Similarly, the line-mode voltage and zero-mode voltage
for Negative-pole to ground (N-PTG) are defined as:

VL120 = − sLC LR12Vdc
Z1+Z2||
[
(Z3||Z4)+2R f
] × Z2||
[
(Z3||Z4)+2R f
]
Z3
− sLC LR12Vdc
Z2+Z1||
[
(Z3||Z4)+2R f
] × Z1||
[
(Z3||Z4)+2R f
]
Z3
VL121 = − sLC LR12Vdc
Z2+Z1||
[
(Z3||Z4)+2R f
] × Z1||
[
(Z3||Z4)+2R f
]
Z1
+ sLC LR12Vdc
Z1+Z2||
[
(Z3||Z4)+2R f
]
(5a)
(5b)
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Fig. 7: Combined equivalent mode network for an internal PTG
fault
B. External PTG fault contingency
1) Backward External PTG fault contingency: For a back-
ward external PTG fault contingency, F3 (see Fig. 1), the
combined equivalent mode network is shown in Fig. 8(a).
The line-mode voltage and zero-mode voltage for a back-
ward external PTG fault are defined as:

VL120 = − sLC LR12Vdc
Z5+Z6||
[
(Z6||Z7)+2R f
] × Z6||
[
(Z6||Z7)+2R f
]
Z7
− sLC LR12Vdc
Z6+Z5||
[
(Z6||Z7)+2R f
] × Z5||
[
(Z6||Z7)+2R f
]
Z7
VL121 = sLC LR12Vdc
Z6+Z5||
[
(Z6||Z7)+2R f
] × Z5||
[
(Z6||Z7)+2R f
]
Z5
− sLC LR12Vdc
Z5+Z6||
[
(Z6||Z7)+2R f
]
(6a)
(6b)
where the impedances, Z5-Z7 are defined as:

Z5 =
[
2sLC LR23||
(
sLM MC 2 +RM MC 2
)]
+2s
(
LC LR12 +LC LR21 +L12_l
)
+2R12
Z6 =
[
2sLC LR14||
(
sLM MC 1 +RM MC 1
)]
Z7 =
[
2sLC LR23||
(
sLM MC 2 +RM MC 2
)]
+2s
(
LC LR12 +LC LR21 +L12_0
)
+2R12
(7a)
(7b)
(7c)
2) Forward External PTG fault contingency: For a for-
ward external PTG fault contingency, F2 (see Fig. 1), the
combined equivalent mode network is shown in Fig. 8(b).
The line-mode voltage and zero-mode voltage for a forward
external PTG fault are defined as:

VL120 = sLC LR12Vdc
Z8+Z9||
[
(Z9||Z10)+2R f
] × Z9||
[
(Z9||Z10)+2R f
]
Z10
+ sLC LR12Vdc
Z9+Z8||
[
(Z9||Z10)+2R f
] × Z8||
[
(Z9||Z10)+2R f
]
Z10
VL121 = − sLC LR12Vdc
Z9+Z8||
[
(Z9||Z10)+2R f
] × Z8||
[
(Z9||Z10)+2R f
]
Z8
+ sLC LR12Vdc
Z8+Z9||
[
(Z9||Z10)+2R f
]
(8a)
(8b)
TABLE I: Polarity of line-mode and zero-mode voltages for
different PTG faults
Fault Contingency
Polarity
VL120 VL121
P-PTG Positive Positive
N-PTG Negative Positive
Backward External Negative Negative
Forward External Positive Positive
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(a) Combined equivalent mode network for a backward external
PTG fault
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PTG fault
Fig. 8: Combined equivalent mode network for external PTG fault
where the impedances, Z8-Z10 are defined as:

Z8 =
[
2sLC LR14||
(
sLM MC 1 +RM MC 1
)]
+2s
(
LC LR12 +LC LR21 +L12_l
)
+2R12
Z9 =
[
2sLC LR23||
(
sLM MC 2 +RM MC 2
)]
Z10 =
[
2sLC LR14||
(
sLM MC 1 +RM MC 1
)]
+2s
(
LC LR12 +LC LR21 +L12_0
)
+2R12
(9a)
(9b)
(9c)
C. Internal PTP fault contingency
For a PTP fault contingency (F1) in the system shown in
Fig. 1, V f _p -V f _n=I f _p R f and I f _p +I f _n=0. Applying phase-
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(a) Line-mode equivalent network for an internal PTP fault
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VL120+ -
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Fig. 9: Mode Equivalent network for an internal PTP fault
modal transformation, the conditions are transformed to
the form: {
V f _l = I f _l R f
I f _0 = 0
(10a)
(10b)
Considering equation 10, the equivalent mode network for
an internal PTP fault is shown in Fig. 9. The line-mode
voltage and the zero-mode voltage for internal PTP are
defined as:
VL120 = 0
VL121 = sLC LR12Vdc
Z1+Z2||R f
− sLC LR12Vdc
Z2+Z1||R f
×
Z1||R f
Z1
(11a)
(11b)
D. External PTP fault contingency
Similar to the previous subsection, the line-mode voltage
and the zero-mode voltage for a backward external PTP
fault are defined as:
VL120 = 0
VL121 = − sLC LR12Vdc
Z5+Z6||R f
+ sLC LR12Vdc
Z6+Z5||R f
×
Z5||R f
Z5
(12a)
(12b)
Also, the line-mode voltage and the zero-mode voltage
for a forward external PTP fault are defined as:
VL120 = 0
VL121 = sLC LR12Vdc
Z8+Z9||R f
− sLC LR12Vdc
Z9+Z8||R f
×
Z8||R f
Z8
(13a)
(13b)
IV. PROPOSED FAULT IDENTIFICATION ALGORITHM
The fault identification algorithm integrates rate of
change of voltage, the line-mode and zero-mode voltage
analysis and the rate of change of local current to propose
a reliable protection scheme for MTDC MMC-HVDC system
differentiating internal and external faults and the type of
fault contingency (PTP or PTG). In order to activate the
TABLE II: Polarity of line-mode and zero-mode voltages for
different PTP faults
Fault Contingency
Polarity
VL120 VL121
PTP 0 Positive
Backward External 0 Negative
Forward External 0 Positive
proposed scheme, the initial condition consists of moni-
toring the absolute rate of change of DC link voltage of
MMC terminal where the related threshold for the condition
is defined as Uset . If the condition is violated, the line-
mode and zero-mode voltage parameters, VL120 and VL121 are
evaluated. The first classification is based on the analysis
of zero-mode voltage, VL120 where PTP and PTG family of
faults are differentiated as shown in Fig. 10. The property of
zero-mode voltage, VL120 being equal to 0 for PTP family of
faults (refer to Table II) is used for the purpose. However, for
the practical implementation of scheme, the threshold, eset
is defined instead of using 0 to account for external factors
like noise in measurement. Once the PTP and PTG family of
faults is classified, Table I and Table II are referred to check
the conditions for further classification of fault. As evident
from the tables, the polarity of line-mode and zero-mode
voltages differentiate the backward external faults from the
other faults (forward external and internal).
Normal Operation
Yes
Evaluate VL120,VL121
|∆VCLR|>Uset
No
|VL120|<esetYes No
PTP family 
of faults
PTG family 
of faults
Refer to conditions in 
TABLE II for VL120,VL121
Refer to conditions in 
TABLE I for VL120,VL121
Backward 
External PTP
Forward External 
or PTP
Backward 
External PTG
N-PTG
Forward External 
or P-PTG
|∆ip|>Iset |∆ip|>Iset
Yes Yes
P-PTGPTP
Forward 
External PTP
No
Forward 
External PTG
No
Fig. 10: Flowchart of the proposed protection scheme
However, the classification of forward external and PTP
internal or forward external and PTG internal is not evident
from the corresponding tables where the polarity is same
for forward external and internal faults. Also, the unknown
6TABLE III: |∆VC LR | (kV) for different fault contingencies i.e., PTP and PTG at different fault location for whole range of varying
current limiting reactor (CLR) values with varying fault resistances, R f
R f = 0 Ω R f = 100 Ω R f = 200 Ω
90mH 130mH 170mH 90mH 130mH 170mH 90mH 130mH 170mH
PTG fault contingency
10% 278 312 342 247 273 298 212 246 271
50% 212 274 318 174 218 264 148 174 223
90% 187 227 268 156 187 204 124 162 196
PTP fault contingency
10% 592 652 728 541 598 656 492 552 604
50% 481 576 652 452 492 574 404 502 562
90% 412 458 504 376 407 454 347 467 496
value of fault resistance, R f makes line-mode and zero-
mode voltages uncertain for further classification. Hence,
the absolute rate of change of local current is employed for
this classification. The idea is, for a forward external fault,
the rate of rise of current is limited due to larger value of
current limiting reactor (LC LR ) in the path of fault current,
ip . The threshold for the condition is defined as Iset where
the internal faults violate the threshold.
TABLE IV: Parameters implemented for the validation of
proposed DC fault identification scheme.
Parameters Value
DC link voltage (kV) ±500
Number of Sub-modules (SM) 200
Capacitance of SM (µF) 1.5×103
Current Limiting Reactor (mH) 90-170
Arm Inductance (mH) 100
Arm resistance (Ω) 0.85
Line resistance per unit (Ω/m) 4.116×10−5
Line inductance per unit (mH/m) 1.256×10−5
V. RESULTS AND VALIDATION
Fig. 1 shows the four-terminal MMC-HVDC system with
DC voltage of ±500kV. MMCs at bus 2 and bus 3 operate
in DC voltage control and constant reactive power control
[23]. MMCs at bus 1 and bus 4 operate in constant active
and reactive power control. The parameters employed for
the simulation validation are mentioned in Table IV. The
wavelet transform is set as 1-level and the corresponding
frequency is 5 kHz–10 kHz [13]. The mother wavelet is
selected as sym8 [15]. The test system is employed using
PSCAD/EMTDC based electromagnetic transient simula-
tions.
A. Evaluating trigger event threshold, Uset
The absolute rate of change of CLR voltage, VC LR is
used as the trigger event for the evaluation of decisive
parameters, VL120 and VL121. The threshold for the trigger
event, Uset is defined for a DC fault contingency in the
system with the objective that normal system transients
should not be identified as a fault. Also, considering that
the trigger should be activated in time keeping margin
for the complete algorithm. The decision for Uset is taken
considering different type of fault contingencies, PTP and
PTG with varying fault location in the OHL for varying fault
resistance, R f (see Table III). The study also includes a range
of values for CLR. As shown in Table III, the magnitude
of |∆VC LR | decreases with the increase in fault resistance,
R f and increase in the fault location percentage in a line.
However, with increasing value of CLR, |∆VC LR | increases.
The minimum value of |∆VC LR | is realised for a PTG fault
contingency at a fault location, 100% of the length of OHL
for a CLR value of 90mH and a fault resistance of 200Ω.
Based on the results shown in Table III, Uset is taken to be
100kV keeping a considerable safety margin.
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Fig. 11: (a)|∆VC LR | (kV) vs time (sec); (b) V f _p (green), V f _n (black)
and VL120 (blue) vs time (sec); (c) VL121 (kV) vs time (sec); (d)
VL121 (kV) vs CLR (mH); (e) VL121 (kV) vs Fault location (%); (f)
VL121 (kV) vs Fault Resistance (Ω)
B. Validation for PTP fault contingency
The protection scheme is tested for a PTP fault contin-
gency in the system at t=10 s. Fig. 11(a) shows |∆VC LR | plot
with the variation of time. The threshold, Uset is violated
almost instantaneously. Fig. 11(b) shows V f _p (green) and
V f _n (dotted black) to finally give VL120 (dotted blue) which
7coincides with the 0 line validating the idea of zero-
mode voltage for a PTP equal to 0. Fig. 11(c) shows VL121
variation with time whereas Fig. 11(d) shows VL121 with the
variation of CLR. It can be seen that the line-mode voltage
increases with the increase in value of CLR. Fig. 11(e) and
11(f) shows the variation of line-mode voltage with fault
location and fault resistance in a system. The line-mode
voltage decreases with the increase in fault location or fault
resistance in a system.
C. Evaluating fault type distinguishing threshold, eset
The lowest value of zero-mode voltage for PTG fault
(VL120=30kV ) is recorded for a fault at 100% of line length
with fault resistance of 200Ω and 90mH as the CLR
(maximum fault location, maximum fault resistance and
minimum CLR considered in the analysis as explained in
section V(A)). Hence, the threshold eset , which is used to
distinguish between the type of fault contingency (PTP or
PTG) (see Fig. 10) is taken considering nature of zero-mode
voltage in both cases. For practical implementation, a safety
factor of 1/3 is used to implement eset and is set as 10 kV.
This means that any fault with zero-mode voltage greater
than 10 kV is considered as a PTG fault whereas the fault
is PTP otherwise.
D. Validation for PTG fault contingency
The scheme is also validated for a PTG fault with fault
resistance, R f =100Ω in the system at t=10 s. Fig. 12(a)
shows |∆VC LR | plot with the variation of time whereas Fig.
12(b) shows VL120 for a PTG fault. Fig. 12(c) shows the
line-mode voltage for a PTG fault. Fig. 12(d) shows line-
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Fig. 12: (a)|∆VC LR | (kV) vs time (sec); (b) VL120 vs time (sec);
(c)VL121 (kV) vs time (sec) for PTP; (d) VL121 (kV) vs time (sec)
for external forward fault
mode voltage for a bolted external forward fault in the
system. It is observed that Fig. 12(d) is identical to Fig. 12(c)
considering the magnitude of line-mode voltage. Since, the
system subjected to a fault has an unknown value of fault
location and fault resistance, it is difficult to distinguish an
internal fault and an external forward fault considering only
the magnitude of line-mode voltage as proposed in [14].
The absolute rate of local current is employed to distinguish
between an internal fault and an external forward fault in
a system as explained subsequently.
The idea is the absolute rate of change of local current is
dependent on the inductance in the path of fault current.
For the case of external forward fault contingency, the min-
imum equivalent inductance in the path is LC LR12+LC LR21+L12_l
whereas the maximum possible inductance in the path
(at 100% fault location) for an internal fault contingency
is LC LR12+L12_l . Fig. 13(a) shows absolute rate of change
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Fig. 13: (a)|∆ip | (kA) vs time (sec) for PTG (black), external
forward (red); (b) |∆ip | (kA) vs CLR (mH); (c)|∆ip | (kA) vs Fault
location (%); (d) |∆ip | (kA) vs Fault Resistance (Ω)
of local current for a PTG fault and also for an external
forward fault. The threshold is decided considering the
subsequent variation of |∆ip | with the variation of CLR, fault
location and fault resistance as shown in Fig. 13(b)-13(d).
The parameter, |∆ip | decreases with the increase in CLR,
fault location and fault resistance as evident from Fig. 13.
The threshold, Iset is taken to be 2 kA considering the above
variation.
E. Effect of White Gaussian Noise (WGN)
White Gaussian Noise (WGN) in the measurement induce
high frequency components in the measured data of current
and voltage. This can cause inaccuracy in the results for
the fault identification of the proposed scheme. As a result,
a rolling mean filter is employed with a moving window
of 50 sample steps [16]. WGN is random in nature with
the property of zero mean [14]. Hence, the filter eliminates
the effect of WGN to a great extent without affecting the
accuracy of the proposed fault identification scheme. Fig.
14 shows |∆ip | and |∆VC LR | in the presence of WGN of 30dB.
It can be seen that the scheme works fine violating Iset and
Uset respectively.
VI. CONCLUSION
The contribution of the proposed work has been to ad-
dress the issue of selectivity and dependability for localised
protection based DC fault identification in multi-terminal
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Fig. 14: (a) |∆ip | (kA) vs time (sec) in the presence of WGN of
30dB; (b) |∆VC LR | (kV) vs time (sec) in the presence of WGN of
30dB
MMC-HVDC systems. The proposed scheme takes equiv-
alent network of system employing phase-modal trans-
formation and analysing the line-mode and zero-mode
voltage across current limiting reactor (CLR) for different
possible contingencies in the presence of fault resistance.
The proposed protection scheme integrates absolute rate of
change of CLR voltage, line-mode and zero mode voltage
and absolute rate of change of local current. This ensures
the scheme distinguishes between an internal fault and an
external forward fault in a system. The scheme works well
for high impedance faults (HIFs) and in the presence of
white gaussian noise (WGN).
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